Abstract-In this paper, a dedicated pulse width modulation (PWM) technique specifically designed for single-phase (or four wire three-phase) multilevel Cascaded H-Bridge Converters is presented. The aim of the proposed technique is to minimize the DC-Link voltage unbalance, independently from the amplitude of the DC-Link voltage reference, and compensate the switching device voltage drops and on-state resistances. Such compensation can be used to achieve an increase in the waveform quality of the converter. This is particularly useful in high-power low supply voltage applications where a low switching frequency is used. The DC-Link voltage balancing capability of the method removes the requirement for additional control loops to actively balance the DC-Link voltage on each H-Bridge, simplifying the control structure. The proposed modulation technique has been validated through the use of simulation and extensive experimental testing to confirm its effectiveness.
I. INTRODUCTION

I
N RECENT years multilevel converters have been identified as a favored topology for high power applications as a result of advantages such as high levels of modularity, availability, overall efficiency, and high output waveform quality. This is achieved at the expense of increased numbers of components and control complexity [1] - [3] . In electrical traction drives multilevel inverters have been successfully applied in order to improve system reliability and reduce failures on motor windings as a result of the lower common mode voltages that they produce [4] , [5] . The same advantages can be achieved when applied to Hybrid Electric Vehicles. In addition to this functionality, when the dc side is connected to a set of batteries or other energy storage devices the multilevel converter can be used to maintain the charge balance of the energy storage system [6] , [7] . Multilevel converters have also been applied for power quality improvement and FACTS where, especially in aerospace applications, the reduced filtering requirement needed for multilevel converter represents an advantage in terms of total converter weight and cost [8] - [11] . In the coming years, multilevel converters are likely to be used increasingly in electrical power grids in order to achieve a higher flexibility and reliability and allow smart power management in the presence of different energy sources and utilities connected to the grid. An example is the replacement of distribution level substation transformers with high power multilevel back-to-back converters. In all the aforementioned applications, multilevel converters are being increasingly considered as a fundamental technology, as a result of their capability to handle high-power, utilizing low voltage power devices, while maintaining superior quality output waveforms, even at low device switching frequency [12] - [17] . Among all the possible multilevel converter topologies [2] , [18] , [19] , Cascaded H-Bridge converters (CHB) represent an interesting solution in several applications where its reduced number of components when compared to other multilevel converter topologies and high modularity are important features which lend themselves to the improvement of overall system efficiency and reliability [20] . Even though three-phase converters are widely used in high power applications [20] , [21] , a single-phase configuration is largely employed in Photovoltaic inverters [22] , traction applications [5] or in neutral-connected three-phase power distribution systems [23] . The main issues with the CHB converter is the requirement for isolated DC-Link voltages as well as the significant effect of device voltage drop and on-state resistance in applications with high number of levels and relatively low application ac side voltages. Furthermore, in the active rectifier configuration, balanced DC-Link voltages are required to achieve optimal operation considering a symmetrical (and therefore fully modular) configuration. DC-Link voltage balancing methods have been proposed in literature for CHB active rectifiers and they can be divided into two main groups depending on whether the DC-Link voltage balancing method is integrated in the controller [8] , [24] - [26] , using additional control loops, or directly into the modulator [27] - [29] . In this paper, the latter case is considered and a novel modulation technique, developed for single-phase systems and suitable for high power multilevel CHB converters, is introduced. The proposed modulation strategy is based on the Distributed Commutation Modulator (DCM), described in [30] , [31] . DCM is a pulse width modulation (PWM) technique specifically designed for multilevel CHB converters. The aim of DCM is to minimize the commutation frequency of the individual devices, distributing these commutations evenly among the converter HB cells. As a result, the converter losses are equally distributed across the devices, increasing the converter reliability, without compromising the output voltage waveform quality. However, the balancing of the DC-Link voltages represents an issue for the DCM strategy as such a technique is able to passively balance the DCLink voltages only when balanced dc currents are demanded. Moreover, in the DCM technique, the devices voltage drops and on-state resistances are not considered. In order to overcome these issues, an active DC-Link voltage balancing algorithm has been designed for DCM which accounts for the device voltage drops and on-state resistances, improving the output voltage waveform quality and maintaining good performances even when unbalanced dc currents are demanded. In [32] the concept of DC-Link voltage balancing algorithm is introduced as well as the device voltage drop and on-state resistance compensation. The main target of the proposed modulation strategy is, in contrast with DCM, to minimize the DC-Link voltage unbalance among the different converter cells in order to maintain the converter modularity and produce high quality waveforms, even if a low switching frequency is considered. Referring to Fig. 1 , the DC-Link voltage affects the distribution of the commutations among the devices only for unbalanced loads, i.e., when R 1 = R 2 = R 3 . When the loads are balanced, i.e., when R 1 = R 2 = R 3 , the device commutations are equally distributed among the CHB cells. When compared to other DC-Link voltage balancing techniques, the proposed algorithm presents a very fast and accurate response, avoiding the use of additional control loops. The device voltage drops and onstate resistances are also compensated, producing higher quality output voltage waveforms, in particular, in applications where a large number of CHB cells are used with a relatively low target ac side waveform magnitude, i.e., automotive applications [33] . The proposed modulator is implemented on a singlephase 7-level CHB, comprising three H-Bridges cells and described in Section II, which is widely used in Photovoltaic inverters [34] - [36] or in neutral-connected three-phase power distribution systems [23] . Details of the proposed modulation technique are provided in Section III, including examples of the operation of the proposed technique and a brief explanation of the DCM method. The obtained results are described in detail, highlighting the advantages and disadvantages of the proposed modulation technique. Simulation results are demonstrated for a single-phase 7-level converter in Section IV, while experimental results from low voltage testing on a laboratory prototype are presented in Section V. Fig. 1 the schematic diagram of a single-phase 7-level CHB converter, connected as an active rectifier, is shown.
Although the proposed method is equally as effective in the inverter mode configuration, in order to test the capability of a DC-Link voltage balancing algorithm and avoid the necessity of isolated high voltage sources, the rectifier configuration is preferred. Referring to Fig. 1 , the HBs are series-connected on the grid side and an inductive filter L, with a parasitic resistance r L , is used to facilitate the required connection between the converter and the grid. Each HB cell is connected to a capacitor, C, and a resistor, R, used to represent the loading of the converter, which in reality could potentially be another converter, providing back-to-back operation, or a real load. For a symmetrical converter, the generic ith cell is connected to a voltage source and can produce three voltage levels, indicated as −V DCi, 0 and +V DCi. These voltage levels are associated, respectively, to states −1, 0 and 1. As a consequence, an n-cell cascaded converter can produce 2n + 1 voltage levels on the ac side. The output voltage VCONV is composed of seven different voltage levels which can be produced by one or more combinations of H-Bridge states, as indicated in Table I .
III. PROPOSED MODULATION TECHNIQUE
As stated in the introduction, the main goal of the proposed modulation method is to minimize DC-Link voltage imbalances and compensate the device voltage drops and onstate resistances. To achieve such a result, a fast response to any unbalance on the dc loads is required. For this reason the balancing algorithm is fully integrated into the modulation scheme, without using any additional controllers. It is important to note that since one of the targets of the proposed algorithm is to equalize the voltages on the capacitors, their average value is considered as the reference voltage for each DC-link capacitor in the algorithm, while the total DC-Link voltage is set to the reference value using a Proportional-Integral action external to the modulator. In order to reduce stress on the power switches and improve their reliability, the commutations are permitted only between adjacent voltage levels i.e., it is possible to switch only one leg of one H-Bridge cell during every sampling interval. The algorithm is modular and applicable to a generic n-level CHB converter; however increasing the number of voltage levels requires an obvious increase in computational effort. The PLL scheme is obtained by cascading the orthogonal system generator proposed in [37] , based on the Second Order Generalized Integrator, with the three-phase PLL presented in [38] , based on a steady-state linear Kalman filter.
A. Control Scheme
The line current is controlled in order to obtain the required DC-Link voltage; to achieve this goal, the current reference I * is calculated, at every sampling period T s of the controller, as follows [39] :
where P * is the required power, imposed by the voltage PI controller and t k is the current time instant. The current reference I * is predicted at two sampling instants, T s and 2T s , in order to obtain a Dead-Beat current control law, described in [40] - [42] for various converter configurations, and in [23] , [39] specifically for the proposed 7-Level CHB. The obtained control law is used to derive the desired voltage reference V * CONV according to the following expression:
The control output represents the desired converter voltage average value during the next sampling interval, applied using the proposed modulation scheme.
B. Distributed Commutation Modulator (DCM)
As mentioned in the introduction, the proposed technique can be seen as an improvement to the DCM technique [30] , [31] where the commutations are distributed among the three H-Bridges in order to reduce the device switching frequency, and optimize the converter losses. Under normal operating conditions, the n converter cells are able to commutate sequentially so that each one can perform only one commutation every n sampling periods. Commutations are permitted only between adjacent voltage levels. As a consequence, the total switching frequency is half of the sampling frequency, while the device switching frequency of a single cell is approximately 1/(n − 1) for an n-level CHB. An example of normal operation is given in Fig. 4 where the 7-Level CHB of Fig. 1 is controlled in order to obtain a positive square waveform. As it is possible to see from the first waveform in Fig. 3 , given a sampling frequency f s = 1/T s , the waveform produced by the 7 level CHB has a switching frequency f sw = f s . The H-Bridges are forced to commutate sequentially obtaining a switching frequency for a single H-Bridge of f swHB = f sw /3. Taking advantage of the zero vector redundancy, it is possible to obtain, for the device Q 1 of the H-Bridge 1, a switching frequency equal to f Q1 sw = f swHB /2. Clearly this operation condition is not always feasible when a multi-level waveform is produced and the modulation algorithm attempts to distribute the commutations among the devices. Two main issues have been identified using this technique. The DC-Link voltage balance is achieved with a symmetrical load on the three HBs and in any other case an additional control is required. The second issue appears in the case of high-power but relatively low voltage applications utilizing a large number of CHB cells, where the device voltage drops and on-state resistances can negatively affect the behavior of the modulator. An additional algorithm, described below, has been implemented to overcome these issues.
C. Device Voltage Drop and on-State Resistance Compensation
The device voltage drop and on-state resistance effect is compensated considering, instead of the measured DC-Link voltages, the effective voltages generated by the converter [43] . For each HB cell, three parasitic voltages, which are dependent on the current direction and amplitude, are defined as
In (3)- (5) the actual voltages generated by the converter are calculated on the basis of the diode and transistor voltage drops (V d , V q ) , the diode and transistor on state resistances (R d , R q ) , and on the current I flowing through the HB. In particular, when a zero voltage state is applied, the voltage V DC ef f produced at the output of the ith cell is defined by the following equation:
On the other hand, in case of positive power flowing through the HB cell (applied voltage and ac current have the same sign) the transistor are on and generate the voltage defined by the following equation:
Similarly, in case of negative power flow through the HB cell, the transistors are on and generate the voltage defined as follow:
D. DC Link Voltage Balancing Algorithm
A simplified block diagram of the voltage balancing algorithm is presented in Fig. 4 for a 3-cell converter. The scheme is based on the application of iterative conditions in order to achieve the desired balance of the DC-Link voltages without losing the modularity of the algorithm.
The modulation algorithm begins with an update of the actual order of commutation of the 3 H-Bridges. From the measured DC-Link voltages on each capacitor, V DC [1] , V DC [2] , V DC [3] , the average DC-Link voltage V DC avg is calculated as in (9) and considered as a reference value
Then, the DC-Link voltage error V DC err is calculated for every HB from
The switching order for the HBs is determined by the ranking, from the largest to the smallest, of the V DC err absolute values. Supposing that kth HB has been selected for the next switching, it is possible to calculate the normalized voltage error dv that has to be compensated by the selected HB as follows:
where V * is the voltage reference value and state(i) the current state of the generic ith HB. In other words, dv corresponds to the normalized voltage that the selected kth HB has to produce in the next sampling period on the basis of its current voltage level and the subsequent one. Under steady state operation usually |dv| < 1; however it is possible, especially during fast transients of the voltage reference, that the absolute value of dv becomes larger than 1. Before performing any commutation, the modulator checks if the selected kth HB is able to switch, considering its current state, and how the subsequent commutation will affect the DC-Link voltage balancing. The following three cases, valid for dv > 0 and referred to the selected kth HB state, are possible. (14), depending on the ac current sign.
, I ≤ 0 (13)
If dv > 1, it is clear from (13) and (14) that t x < 0. In this case t x = 0 is imposed. The commutation is permitted only if V DC err [k] and the ac current I have the same sign. 3) State(k) = 1: the selected HB is not able to not able to generate the required positive voltage. When dv < 1, the voltage error is reduced by applying the 0 voltage level at the switching instant calculated by (15) .
The commutation is permitted only if V DC err [k] and the ac current I have different signs. 4) Otherwise: the modulator checks if another HB is able to switch to a higher voltage level without an increase the DC-Link voltage unbalance. In Fig. 5 a switching pattern example for a positive error is described. As described in (3)- (8) the actual voltage applied by the converter is related to the current sign. Depending on the previously applied state, it is possible to determine three cases for the new commutation where the sign of the current determines the switching instant, as described in (13)- (15) . Clearly such a commutation is allowed only if it does not increase the DC-Link voltage error as described in section II-D.
In case of dv < 0, the following three cases for the selected kth HB state are possible. 
If dv < −1, by considering (16) and (17) 
The commutation is permitted only if V DC err [k] and the ac current I have the same sign. 4) Otherwise: the modulator checks if another HB is able to switch to a higher voltage level without an increase the DC-Link voltage unbalance. 
IV. SIMULATION RESULTS
Simulations have been carried out in order to compare the performance of the proposed modulation strategy. The power rating of the converter considered in simulation match the power rating used in the experimental tests (3 kW). Operation in rectifier mode has been used to avoid the requirement of isolated high voltage sources. The proposed method, however, is equally as effective in the inverter mode configuration. A Dead-Beat current control, described in [23] , [42] , is used to impose the desired voltage reference. The complete control scheme is shown in Fig. 3 while the simulation parameters are shown in Table II . In order to highlight the effect of parasitic components, large values of V d and V q are considered during simulations. In this paper, the proposed modulator is compared with the DCM technique illustrated in [31] . A comparison between the DCM technique and other well-known modulation techniques for CHB converters has already been carried out in [30] . In Fig. 6 (a) and (b) it is possible to appreciate that the total DC-Link voltage is correctly regulated at the reference value with an optimal DC-Link voltage balance. However, with the proposed modulation strategy the DC-Link voltage oscillations are reduced, when compared to those observed with DCM.
In Fig. 7 (c) and (d) the line current and the grid voltage are shown for a switching frequency of 1.25 kHz. For the proposed technique the current is correctly regulated with the required phase alignment between grid voltage and current. The proposed modulation strategy also produces a lower total harmonic distortion (THD) value, compared with DCM, due to the active compensation of device voltage drops and on-state resistances which reduces the line current distortion. Fig. 6 (e) and (f) illustrate, for both techniques, the converter output voltage versus the converter voltage reference and the voltages produced by the single HBs. The commutations are equally distributed among the HBs for both modulation strategies. In order to appreciate the superior capability of the DC-Link voltage balancing of the proposed modulation strategy, three unbalanced dc loads of 10 Ω-20 Ω-30 Ω are implemented in the simulation. Such operating conditions frequently occur in solid state transformers [23] as well as in battery supplied inverters [36] . From Fig. 7(a) and (b) , which illustrate the DC-Link voltages, it is possible to observe that for the proposed modulation strategy the total DC-Link voltage is correctly regulated and the single DC-Link voltages are well balanced. When using the DCM technique under the same conditions, an unbalance of the DC-Link voltages is clearly Fig. 7(c) and (d) the line current and grid voltage are shown for a switching frequency of 1.25 kHz: using the proposed technique the current is correctly regulated with the required phase alignment between grid voltage and current. On the contrary, the DCM technique produces a significant distortion on the line current. The proposed modulation strategy clearly generates a lower THD value, compared with DCM. Fig. 7 (e) and (f) illustrate, for both techniques, the converter output voltage versus the converter voltage reference as well as the voltages produced by the single HBs. Using the proposed strategy the commutations are not evenly distributed among the HBs anymore. Conversely, using the DCM technique, the even commutation distribution is maintained but the significant harmonic content affects the Dead-Beat controller, producing a distorted voltage reference.
V. EXPERIMENTAL RESULTS
The proposed modulator has been implemented and tested on a 3 kW single phase 7-level CHB converter, shown in Fig. 8 , in the active rectifier configuration, as described in Fig. 1 . A Spectrum Digital TI6711DSK board, interfaced to a custom FPGA board, is used to implement control and modulation schemes. The measurements of grid voltage, line current and DC-Link voltage (necessary for controller and modulation operation) are acquired using Hall Effect transducers.
The experimental rig parameters are shown in Table III . Further experimental results have been obtained from a second converter with a similar configuration, shown in Fig. 9 , denoted as UNIFLEX-PM converter [23] , [44] , [45] .
Each phase of the UNIFLEX-PM converter is composed of three fundamental cells, each one comprising four H-bridges and a medium frequency transformer. The control system for the converter has been implemented on a Texas Instruments TMS320C6713 DSP interfaced to five custom FPGA boards. Control of the dc/dc isolation modules, comprising two H-bridges and the MF transformer, is implemented entirely using the FPGA with the aim to equalize the DC-link voltages on the two sides of the converter [46] .
The tests have been performed using the parameters shown in Table IV [44] , and a supply voltage of 190 V rms. In this case the proposed control and modulation are implemented on side 1 while, on side 2, a Dead-Beat control with the DCM is implemented.
Four different experimental tests have been performed. The first one has been performed on the 3 kW CHB considering three balanced dc loads of 60 Ω. The results, shown in Fig. 10 for the 3 kW CHB, allow the evaluation of the performance of the proposed modulator. It is clear that there is no phase-shift between converter current and supply voltage as required and the current harmonic content presents a low THD value, despite the harmonic content introduced by the supply voltage and the presence of error and noise on the measurement.
Clearly, there is no phase-shift between converter current and supply voltage as required and the current harmonic content presents a low THD value, despite the harmonic content introduced by the supply voltage and the presence of error and noise on the measurement. The second test and third test consider three variable dc loads from 63 Ω-63 Ω-64 Ω to 51 Ω-51 Ω-52 Ω and from 46 Ω-46 Ω-47 Ω to 72 Ω72 Ω-73 Ω. The results, presented in Fig. 11 for the second test and in Fig. 12 for the third test, show the performance of the DCLink voltage balancing algorithm. The DC-link voltage balance is consistently maintained and, after each step variation on the dc load, the control system recovers the desired total dc voltage value following the dynamic of the PI controller on the total DC-Link voltage. The total DC-Link voltage reference is calculated dynamically from the ac voltage rms value and presents some distortion that does not affect the control behavior. Moreover, the supply voltage and ac current are in phase as desired with reasonable current distortion considering the nonideal supply voltage. The fourth test is performed on the UNIFLEX-PM converter using the proposed technique and the DCM technique. The results, presented in Fig. 13 for converter side 1 phase A, shows that even if a symmetrical converter is considered, the device parasitic parameters and unbalances in the power flow of the single Back-To-Back cells cause an unbalance in the DC-Link voltages that reflect on the generated converter voltage and line current using DCM. In particular, the line current on phase A present a THD of more than 10%. On the other hand using the proposed technique the devices parasitic effects are compensated and the capacitor voltages are actively balanced results in a line current THD of 6.5%.
VI. CONCLUSION
In this paper, a new modulation concept, suitable for high power low switching frequency cascaded multilevel converters, is introduced. In order to minimize the switching frequency, only one leg of a single H-Bridge cell in each sampling interval is commutated, obtaining a total switching frequency that is the half of the sampling frequency. The aim of the presented modulation technique is to minimize the unbalance of the DClink voltages, for any amplitude of the voltage reference, in order to obtain high quality waveforms while maintaining the modularity of the converter. In order to obtain a quick response to unbalance on the dc loads, the balancing algorithm is fully integrated into the modulation scheme without using any additional controllers. As a consequence, a high bandwidth response for the balancing algorithm is achieved even for extremely unbalanced load conditions. Moreover, device voltage drop and on-state resistance are compensated in order to extend the range of applications of the presented method to those cases where the parasitic effects of the devices may have a considerable effect, as for example automotive applications. The proposed algorithm is verified through simulation and experimental validation. The simulations show that compared to the DCM modulator [30] , [31] , the proposed modulation technique provides a balance of the DC-Link voltages without compromising the quality of the waveforms, in term of harmonic distortion, with both balanced and unbalanced dc loads. The modulator also naturally distributes the commutations among the H-Bridge cells in case of balanced dc loads. Experimental tests prove that it is possible to achieve the desired DC-Link voltage balancing even with a variation of 35% of the resistive dc loads. The proposed technique has been tested in comparison with DCM on CHB Back-To-Back converter showing that the proposed effect is not affected by the device parasitic parameters and converter asymmetries. In conclusion, using the proposed technique, it is possible to achieve an optimal balance of DC-link voltages and an active compensation for device parasitic effects in an n-level CHB active rectifier with any configuration of the dc loads, improving the quality of the ac waveforms and maintaining the modularity of the converter. However, clearly, increasing the number of voltage levels would clearly impact the required computational effort and a high-end DSP or micro-controller may be required.
